Reconfigurable Logic Devices Technologies

s1 . Introduction : 32 . Application Specific Integrated lap (ASIC : 4-83 . Programmable Logic Devices (PLD : 9-104 . Field Programmable Gate set forth (FPGA :11-135 . Programmable Gate begin (PGA :14-176 . Programmable Logic Array (PLA :18-197 . Programmable Array Logic (PAL :20-218 . Generic Array Logic (GAL :22-239 . Simple Programmable Logic Devices (SPLD :24-2510 . Complex Programmable Logic Devices (CPLD :26-2711 . Field-Programmable link Chips (FPIC : 2812 . Programmable Logic Sequence (PLS :29-3013 . Bibliography :31-32VLSI is a technology used for figure ICs . ICs are circuits fabricated on a single baulk of silicon . The ICs are intern onlyy composed of transistors . The size of an IC is measured by the number of provide or Lamda half(prenominal) the size of a smallest transistor . The equivalent for a basal gate is a 2 input NAND gate . For illustration , a 100k gate IC contains an equivalent of 100 ,000 NAND gates . One of the evolving fields in VLSI is analog VLSI wherein ICs are externaliseed to replace analog circuits . The process of designing a VLSI checkout is given by the ASIC design flow . The design of digital circuits is specified by schematic entry or utilize a Hardware Language (HDL . Different provide their own HDLs for designing VLSI chips . Two of the commercially available HDLs are VHDL and VerilogRe-programmability is achieved by using the vast variety of commercially available VLSI chips . The antithetic typesetters cases of VLSI chips and their along with their schematics are listed belowThey are chips that are tailor do to suit a specific application They are in the main classified into Full custom and Semi custom ASICsFull-Custom ASICsIn this design , the designer abandons the idea of using predesigned cells and there are no existing cell libraries available .

Some (possibly all ) system of logical systemal system cells andall mask layers are customized (Smith , 1997 : 5 (Weste and Eshraghian , 2000Semicustom ASICsIn this design , all logic cells are predesigned ( be in cell library ) and some (possibly all ) of the mask layers are customized . Semi custom ASIC may be classified as Standard-cell found and Gate-array-based ASICs (Smith , 1997 : 6Standard Cell based ASICsIt uses predesigned logic cells cognize as standard cells . They are arranged in rows . Some larger predesigned cells known as megacells can be used along with the standard cells (Smith , 1997 : 6 (Smith , 1997 (Smith , 1997Gate Array based ASICsIn gate-array-based ASIC , transistors are predefined on the silicon wafer .The Base cell is the smallest share that is replicated . The base array consists of predefined pattern of transistors . They are also known as Masked Gate Array (MGA . In this type only layers which define the interconnect between transistors are defined by the designer using custom masks . Designer chooses from a gate-array library predesigned and precharacterized logic cells (often called macros . Since only metal interconnections are uncomparable for MGA , we can use prefabricated wafers (with completed transistor layers (Smith , 1997 : 11Channeled gate arrayThere is quadriceps femoris between the rows of transistors for wiring . Here only the interconnect...If you want to prevail a full essay, order it on our website: Ordercustompaper.com

If you want to get a full essay, wisit our page: write my paper